con A-PDF Watermark DEMO: Purchase from www.A-PDF.com to remove the watermark **10EC/TE71** USN Seventh Semester B.E. Degree Examination, Dec.2013/Jan.2014 **Computer Communication Networks** Time: 3 hrs. Max. Marks:100 Note: Answer FIVE full questions, selecting at least TWO questions from each part. PART – A How do the layers of TCP/IP model correlate to the OSI model? 1 a. (08 Marks) Explain about  $I \times Cs$  with a schematic. What are Point of presence? b. (06 Marks) How ADSL could achieve higher data rate over existing local loops? Explain DSLAM. c. (06 Marks) With a frame format, give an elaborate account on HDLC. 2 a. (08 Marks) What is ARQ? Describe in detail about Go-Back-N ARQ. b. (08 Marks) Explain Bit Stuffing with an example. c. (04 Marks) With a flow diagram, explain CSMA/CD. 3 a. (08 Marks) What is channelization? Give a brief account on CDMA. b. (08 Marks) What are the reasons for poor channel utilization in ALOHA systems? How the same is c. improved in CSMA? (04 Marks) What are the reasons for not implementing CSMA/CD in wireless LANs? With a flowchart 4 a. and frame exchange time line diagram, explain CSMA/CA. (08 Marks) What are the advantages of having a Bridged Ethernet? b. (06 Marks) List goals of the Fast Ethernet. Enumerate Fast Ethernet implementations. c. (06 Marks)  $\mathbf{PART} - \mathbf{B}$ List different connecting devices on the basis of layers they operate. 5 a. (04 Marks) Discuss about looping problem in transparent bridges. How spanning trees help avoid b. looping problem? (08 Marks) What are virtual LANs? What is the basis for membership in VLAN? Enumerate advantages c. of having VLANs. (08 Marks) 6 a. Write a detailed account on IPv6 addresses. Expand the address 0:15::1:12:1213. (10 Marks) Explain fields pertaining to Fragmentation in IPv4 header. b. (06 Marks) In an IPv4 packet the value of HLEN is 5 and the value of the total length field is  $0 \times 0028$ . C. How many bytes of data are being carried by this packet? (04 Marks) Compare multicasting and multiple unicasting. Discuss multicast distance vector routing. a. (10 Marks) What are autonomous systems? Categorize autonomous systems. Give a brief note on BGP b. sessions. (06 Marks) Mention the different fields in a typing routing table. What are the significance of Flags c. filed? (04 Marks) 8 Explain connection establishment and connection termination in TCP. a. (10 Marks) Give user datagram format. List uses of UDP. b. (06 Marks) What s FQDN? What is the need for DDNS? c. (04 Marks)

\* \* \* \*

2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice. Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.



#### **10EC/TE72**

7 Explain the design and operation of polarization independent isolator. How it is different a. from polarization dependent isolator. (06 Marks) Write a note on MEMS technology. b. (06 Marks) Explain operational principle and implementation of WDM with diagrams. c. (08 Marks) Write basic applications and types of optical amplifiers. a. (08 Marks s. c. D. Confidential document fibr Explain with the aid of neat diagram, three possible EDFA configurations. b. Mc.  $\bigcirc$ RS. O I PIR POIS TOSIST DA Highly confidential document

(05 Marks)

(03 Marks)

# Seventh Semester B.E. Degree Examination, Dec.2013/Jan.2014 Power Electronics

Time: 3 hrs.

USN

1

2

Max. Marks:100

### Note: Answer FIVE full questions, selecting at least TWO questions from each part.

#### PART – A

- a. Draw the circuit diagram, and control characteristics of GTO, MCT and BJT. (06 Marks)
   b. What are power Electronic circuits? Explain any two of them with circuit, input and output waveforms. (06 Marks)
  - c. What are the peripheral effects of power electronic equipments and mention the remedies?
  - d. What are the applications of power MOSFET's?
- a. Mention the merits and demerits of power MOSFET's. (04 Marks)
  b. Draw the transient model of BJT and explain the switching characteristic of bipolar transistor. (08 Marks)
  - c. What is the need of base drive control and in a power transistor? Explain anti saturation control. (08 Marks)
- 3 a. Explain the two transistor model of thyristor and derive an expression for anode current interms of current amplification factor and leakage current. (08 Marks)
  - b. For the thyristor circuit shown in Fig.Q.3(b), the SCR has a latching current of 50mA and is fixed by a pulse of length 50µsec. Show that without resistance R, the thyristor will fail to remain on, when the firing pulse ends and then find the maximum value of R to ensuring firing.



Design a UJT relaxation trigger circuit for SCR with  $V_{BB} = 20V$ ,  $\eta = 0.6$ ,  $I_p = 10\mu a$ ,  $V^v = 2V$  and  $I_v = 10$ mA. The frequency of oscillation is 100Hz and triggering pulse width should be 50 µsec. (06 Marks)

- a. With the circuit and waveform, explain the operation of a single phase semi converter with inductive load. (08 Marks)
- b. A single phase full converter is operated from a 120V, 60Hz supply. The load current with  $\pi$

an average of I<sub>a</sub> is continuous with negligible ripple current. If the delay angle is  $\alpha = \frac{\pi}{3}$ ,

- calculate: i) Harmonic factor; ii) Displacement factor; iii) Power factor. (07 Marks)
  c. What are the advantages of 1 φ dual converter operation with circulating current. (05 Marks)
- Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice. important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

(05 Marks)

(04 Marks)

#### PART – B

- 5 Compare natural and forced commutation. a.
- b. Determine the proper values of the commutating components for the circuit shown in Fig.Q.5(b). The load current to be commutated is 5A, turn off time is 50 usec, supply voltage Highly Cot is 100V and SCR<sub>2</sub> holding current is 2mA. (07 Marks)



- c. With the necessary circuit diagram and waveform, explain the operation of a complementary commutation. (08 Marks)
- What are the applications of AC voltage controller? 6 a.
  - For the AC voltage controller shown in Fig.Q.6(b), calculate the average power in the lad if b. the thyristor firing angle is fixed at 45° with respect to supply voltage. Derive the necessary equation. (08 Marks)

$$V_{s} \bigcirc V_{T_{2}} = 100 \text{ Sin } 377 \text{ Fig } O 6(b)$$

7 What are the applications of DC choppers? a.

- A DC chopper has a resistive load of  $20\Omega$  and input voltage 220V. When the chopper is on b. its voltage drop is 1.5V and chopping frequency is 10kHz. If the duty cycle is 80%, determine the average output voltage, rms value of the output voltage and chopper on time.
- c. Explain the operation of a step down chopper with RL load and also derive an expression of peak-peak output ripple current. (09 Marks)
- Compare voltage source inverter and current source inverter. a.
  - Explain the following performance parameters of a inverter:
  - Harmonic factor of nth harmonic. i)
  - ii) Total harmonic distortion.
  - iii) Distortion factor.

b.

- The single phase full bridge inverter has a resistive load of  $R = 24\Omega$  and the DC input C. voltage of  $V_s = 48V$ . Determine:
  - i) Rms output voltage at the fundamental frequency.
  - ii) Output power.
  - iii) Peak and average currents of each transistor.

\* \* \* 2 of 2

#### (04 Marks)

(07 Marks)

(05 Marks)

(06 Marks)

(09 Marks)



Max. Marks:100

Seventh Semester B.E. Degree Examination, Dec.2013/Jan.2014

# Embedded System Design

Time: 3 hrs.

1

## Note: Answer FIVE full questions, selecting at least TWO questions from each part.

## PART – A

- Explain: i) Embedded system, ii) Hard RTS, iii) Watch Dog Timer, with an example for a. each. (06 Marks)
- With a block diagram, explain briefly the various components in a microprocessor based b. embedded system. (06 Marks)

Differentiate between the two design approaches for an embedded system development. c. Explain the various stages with a flow diagram. (08 Marks)

- Compare: 2 a.
  - Big Endian and Little Endian formats. i)
  - ii) RISC and CISC registers.
  - iii) Truncation and rounding errors.
  - Explain direct and register indirect addressing modes with diagrams. Also write the timing b. diagram for a serial write operation with an 8 bit register. (06 Marks)
  - c. Write the block diagram of RTN model for a microprocessor data path and memory interface. Also explain fetch, execute and next control operations with RTL instructions.
- 3 Explain the internal diagram of SRAM and write the timing diagram for read operation. a.

(06 Marks)

(08 Marks)

(06 Marks)

- Explain associative mapping cache implementation. b.
- (06 Marks) Write the inside and outside diagrams for DRAM along with read and write operations. Also c. explain refresh operation. (08 Marks)
- Write the flow diagrams for waterfall and V life cycle models and briefly explain Waterfall a. steps. (06 Marks)
  - Explain the characterizing and identifying the requirements of a system with respect to a b. digital counter. (06 Marks)
  - Write the hardware architecture and data and control flow diagram of a counter system and explain briefly the flow diagram. (08 Marks)

## PART - B

- Differentiate between:
  - i) Program and process;
  - ii) Processes and threads;
  - iii) Lightweight and heavy weight threads
- Describe: b.
  - i) Reentrant code,
  - ii) Foreground/background system,
  - iii) Multithreading system.
- c. Describe the task state transition with a diagram and TCB structures. Explain the function of the scheduler and also dispatcher. (08 Marks)

1 of 2

(06 Marks)

(06 Marks)

XX.5XPN

4

(06 Marks)

(06 Marks)

- 6 Explain any 6 functions of an operating system in brief. a.
  - Describe virtual model and high level model for OS architectures. b.
  - Write the algorithm for a simple OS Kernel, using C language notation for 3 asynchronous c. tasks using TCBs only. The 3 tasks use a common data buffer for read, increment and display operations. (08 Marks)
- Highla.

8

- Write the Amdahl's law limitation for performance improvement/optimization. Consider a System with the following characteristics.
  - i) The task to be improved takes 200 time units and the gral is to reduce the execution time to 160 time units. The algorithm under consideration takes 80 time units. Determine the unknown parameter value in the equation and write the inference,
  - ii) If the goal is to reduce the execution time to 100 time units for the values in case(i), then determine the value unknown parameter value in the equation and write the inference. (06 Marks)
- Write a 'C' function to determine the sum of the elements in an array and analyze it line by b. line for its time complexity (06 Marks)
- Explain the Big-O notation used for comparing the algorithms, common bounds used with a c. table, graph and rules used for Big-O arithmetic.  $( \cap )$ (08 Marks)
- Write and analyze a linear search algorithm for its time complexity. a.

#### (06 Marks)

(08 Marks)

The operation to be performed is (i) c = a + b, (ii) c = d + e if a = b else c = d - e. Write the b. C language construct and assembly language statements for the above 2 cases separately and calculate the total time required if PUSH/POP takes 800 nsec, arithmetic operation/load/store/cmp takes 400 nsec and the conditional/unconditional branch takes 700 nsec. (06 Marks)

Ø

Describe memory loading with equation, figure and an example. C. Highly confidential docum 12-10-2013 7.04.54 PM

	USN			10EC751
Seventh Semester B.E. Degree Examination, Dec.2013/Jan.2014				
DSP Algorithms & Architecture				A.
$\cap$	in.			apr
	Tim	ne: 3	3 hrs. Max. M	arks:100
	2	anter Alter	Note: Answer FIVE full questions, selecting at least TWO questions from each part	.Sr
ctice.		9		).
alpra	1	-	$\frac{PART - A}{PART - A}$	
as ma	1	a.	equations.	(06 Marks)
ated		b.	The signal sequence $x(n) = (0, 4, 8, 12, 16)$ is interpolated using the interpol	lation filter
e trea			$\begin{bmatrix} 1 & 2 & 3 & 3 & 2 & 1 \end{bmatrix}$ and the interrulation $\begin{bmatrix} 2 & 1 & 2 & 1 \\ 2 & 1 & 2 & 1 \end{bmatrix}$	
page vill b			sequence $b_{K} = \left[ \overline{4}, \overline{4}, \overline{4}, \overline{4}, \overline{4}, \overline{4}, \overline{4} \right]$ and the interpolation factor is 2. Dete	ermine the
lank 50, v			interpolated sequence y(m).	(06 Marks)
ing b +8 =		c.	Explain with the help of block diagram DSP system. Draw the timing diagram.	(08 Marks)
main , 42-	2	a.	Give the structure of a $4 \times 4$ Braun multiplier and explain its concept. What is t	the need of
ne re en eg			Bangh Wooley multiplier?	(06 Marks)
on th vritto		b.	Explain the Guad bits in a MAC unit of a DSP. Consider a MAC unit whose	e inputs are
ines ons v			in the accumulator to prevent overflow condition? What is the overall s	to be added
oss l Juati			accumulator required? Draw the figure.	(06 Marks)
al cr or ec		c.	Explain the circular and bit reversed addressing mode with the help of algorithm.	(08 Marks)
agon and /	2	0	List the analytic struct fraction of the set of the int DCD.	
ator	3	a. b.	Draw the functional diagram of the barrel shifter of TMS 320C54XX processor :	(06 Marks) and explain
y dra valu			its working.	(06 Marks)
soril I to e		c.	Show all the bits of program mode status register and explain the functions of foll	owing bits:
npul			MP/MC, OVLY, DROM.	(04 Marks)
, coi		d.	Assuming the current contents of AR <sub>3</sub> to be 0200H, what will be its contents at the TMS220C54WW there is a last the transformed by the second secon	fter each of
wers			the TMS520C54AX addressing modes is used. Assume that the contents of AR <sub>0</sub> a (i) *AR <sub>2</sub> + OB (ii) *AR <sub>2</sub> – OB	(04 Marks)
r ans entif				(04 Marks)
s you of id	4	a.	Show the pipeline operation of the following sequence of instructions and if the i	nitial value
eting ling	. (	0Y	of AR <sub>3</sub> is 80H and the values stored in memory location 80, 81, 82 are 1, 2 & 3. $I D * AR_{2} + A$	0.
ompl	Kr.		ADD #1000H, A	cy'
On co	5		STL A, $*AR_3+$	(06 Marks)
1. ( 2. F		b.	With neat sketch explain the logic block diagram of a timer circuit.	(06 Marks)
lote		c.	write a program to find the sum of a series of signed numbers stored at successiv in the data memory and place the result in the accumulator	ve locations
ant N			41FH	
port			$A = \sum_{i=410 H} dmad(1)$	
Im			Use $AR_1$ as a pointer and $AR_2$ as a counter for the numbers.	(08 Marks)

#### PART – B

- 5 a. What do you mean by Q notation used in DSP algorithm implementation? What are the values represented by 16-bit number N = 4000H in  $Q_{15}$  and  $Q_7$  notation? (06 Marks)
  - b. Briefly explain IIR filters. With the help of block diagram, explain second order IIR filter. (06 Marks)

c. Write a TMS320C54XX program that illustrates the implementation of an interpolating FIR filter of length 15 and interpolating factor 5. (08 Marks)

- a. Write TMS320C54XX program for 8-point FFT implementation structure. (12 Marks)
  b. With the help of algorithm generate bit reversed index for 16-point DFT computation. (08 Marks)
- 7 a. Design a circuit to interface 4K×16 and 2K×16 memory chips to realize program memory space for TMS320C54XX DSP in the address range 03F000H 03FFFFH and 05F800H 05FFFFH respectively. Plot the memory mapping. (12 Marks)
  - b. Draw the flow chart of the interrupt handling by the TMS320C54XX processor and explain handling of interrupts. (08 Marks)
- 8 a. With a neat block diagram and timing diagram for both transmit and receive operation, explain the signals involved in synchronous serial interface. (12 Marks)
  - b. With the help of block diagram, explain the clipping autocorrelation pitch detector.

Hidny confidential docum

(08 Marks)

O table of 3 tito is phy



Any revealing of identification, appeal to evaluator and /or equations written eg. 42+8 = 50, will be treated as malpractice.

Important Note : K On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

**10EC762** 

# Seventh Semester B.E. Degree Examination, Dec.2013/Jan.2014 Real Time Systems

Time: 3 hrs. Max. Marks:100 Note: Answer FIVE full questions, selecting at least TWO questions from each part. PART – A 1 Classify RTS based on time constraints. a. 06 Marks) Explain the following: b. i) Clock based tasks. Event based tasks. ii) Interactive systems. iii) (06 Marks) Explain the following programs: i) Sequential; ii) Multitasking; (iii) Real time. (08 Marks) c. With neat sketch, explain sequence control for a single chemical reactor vessel. 2 a. (07 Marks) With neat diagram, explain loop control and list the advantages of loop control over analog b. control. (07 Marks) Write a note on distributed systems. c. (06 Marks) 3 Explain with neat sketch, digital input interface a. (07 Marks) With neat diagram, explain the block diagram of general purpose computer. b. (07 Marks) c. Explain with neat sketch communications and give the ways of characterizing serial communication techniques. (06 Marks) Explain the following terms: i) Security; ii) Readability; iii) Portability. 4 a. (09 Marks) Explain the following data types: b. i) Sub range type; ii) Derived types. Q (05 Marks) Explain: i) Exception handling; ii) Coroutines. 12/2] c. (06 Marks) PART – B Explain scheduling strategies. 5 a. (06 Marks) b. Explain priority structures. (06 Marks) List the functions of task management. Explain with a neat diagram task state diagram and c. task states. (08 Marks) Explain task chaining and swapping. 6 a. (06 Marks) Explain: i) Serially reusable code; ii) Reentrant code. b. (08 Marks) c. What is liveness? Explain. (06 Marks) Explain software design related to preliminary design of RTSS with neat diagram. (06 Marks) a. b. With flow chart explain foreground/background approach. (08 Marks) Explain multitasking approach. c. (06 Marks) Explain Yourdon methodology. 8 a. (05 Marks) Explain the context diagram for drying oven in case of Ward and Mellor method. (08 Marks) b. Differentiate between Ward and Mellor and Hatley and Pirabhai methodologies. c. (02 Marks) d. Explain architecture model with neat diagram in case of Hatley and Pirabhai method.

(05 Marks)

\* \* \* \* \*